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Abstract Low-power asymmetric multicore processors
(AMPs) attract considerable attention due to their ap-
pealing performance-power ratio for energy-constrained
environments. However, these processors pose a signif-
icant programming challenge due to the integration of
cores with different performance capabilities, asking for
an asymmetry-aware scheduling solution that carefully
distributes the workload.
The recent HEVC standard, which offers several
high-level parallelization strategies, is an important ap-
plication that can benefit from an implementation tai-
lored for the low-power AMPs present in many current
mobile or hand-held devices. In this scenario, we present
an architecture-aware implementation of an HEVC de-
coder that embeds a criticality-aware scheduling strat-
egy tuned for a Samsung Exynos 5422 system-on-chip
furnished with an ARM R© big.LITTLETM AMP. The
performance and energy efficiency of our solution is fur-
ther enhanced by exploiting the NEONTM vector en-
gine available in the ARM big.LITTLE architecture.
Experimental results expose a 1080p real-time HEVC
decoding at 24 frames/sec, and a reduction of energy
consumption over 20%.
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1 Introduction
High Efficiency Video Coding (HEVC) [5] is the succes-
sor of the most widely-used video codec, H.264/Advance
Video Coding (AVC) [14] and, therefore, a serious can-
didate to become the state-of-the-art tool for video com-
pression in the near future. One crucial requirement for
video compression, which shaped the HEVC standard,
is adaptability, especially for practical consumer elec-
tronics applications. In particular, video content should
be preferably distributed in a format that is in accor-
dance with the display and memory capabilities, pro-
cessing power and computational constraints of con-
sumer electronics appliances as well as with the network
bandwidth.
The Joint Collaborative Team on Video Coding (JCT-
VC), which includes video experts from both the ISO/IEC
Moving Expert Group (MPEG) and the ITU-T Video
Coding Expert Group (VCEG), designed the new HEVC
standard taking into account these requirements. Con-
cretely, HEVC was conceived to deliver high quality
multimedia services, with reasonable efficiency and per-
formance over bandwidth-constrained networks. In ad-
dition, a major concern during the standardization pro-
cess was to minimize the computational requirements
and energy consumption [27]. Although several coding
tools were not included in HEVC, due to their complex-
ity, in comparison with its predecessor H.264/AVC [14],
the computing and energy demands of HEVC have been
considerably increased [26].
Asymmetric multicore processors (AMPs) have been
recently proposed for severely energy-constrained envi-
ronments, especially for mobile appliances, where het-
erogeneity in applications is mainstream. These archi-
tectures integrate two (or more) types of cores with
different capabilities, which share the instruction set ar-
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chitecture but differ in micro-architecture. A practical
example is the ARM R© big.LITTLETM AMP included
in Samsung’s Exynos 5422 system-on-chip (SoC), which
features both ARM Cortex-A15TM and Cortex-A7TM
cores. The former type of core delivers higher perfor-
mance than the Cortex-A7 counterpart, at the expense
of higher power dissipation rate, while the Cortex-A7
cores can potentially deliver a more favourable perfor-
mance-power ratio.
In this paper, we integrate an asymmetry- as well
as criticality-aware scheduling strategy into the multi-
threaded implementation of the libde265 library specif-
ically adapted for the Exynos 5422 SoC. We will target
the wavefront parallel processing (WPP) scheme [13]
defined for HEVC, in which multiple “regions” of a sin-
gle frame can be processed simultaneously. Compared
with other alternatives, such as the tiling and slicing
approaches, WPP does not limit intra-prediction nor
resets CABAC probabilities, avoiding a reduction of the
encoding efficiency. However, as we will show later, this
parallelization strategy posses a considerable challenge
for an AMP, due to the dependencies when reconstruct-
ing the CTU rows.
To exploit the asymmetric hardware concurrency,
our parallel solution migrates the threads taking into
account the dependencies of the tasks in execution, so
that those tasks with higher priority are always exe-
cuted in the fast (big) ARM Cortex-A15 cores, while the
non-priority tasks run on the slow (LITTLE) Cortex-
A7 cores. Thus, the key to this strategy is a policy
that moves tasks between fast and slow cores on-the-
fly as the tasks’ priorities vary. The implementation is
further enhanced by including ARM-specific NEONTM
optimizations into certain modules of the library, a ca-
pability that is not available in the reference HEVC li-
brary. The experimental evaluation of our proposal on
an ODROID-XU3 board, furnished with an Exynos 522
SoC, demonstrates the advantage of the new decoder
in terms of decoded frames per second (FPS), but also
from the perspective of energy efficiency.
The rest of the paper is structured as follows. In
Section 2, we briefly describe the HEVC standard and
discuss some related works. In Section 3, we experimen-
tally illustrate the poor (computational) performance
and energy efficiency of the reference multi-threaded
implementation of the libde265 library on the target
ODROID-XU3 board/Exynos 5422 SoC. In Section 4,
we introduce our strategies to adapt the original libde265
implementation to the asymmetric ARM big.LITTLE
architecture; and in Section 5 we report the perfor-
mance and energy-efficiency results of the new solution.
Finally, Section 6 closes the paper with a few conclud-
ing remarks.
Fig. 1 HEVC image partitioning.
2 Technical Background
2.1 The HEVC standard
HEVC [5] introduces new coding tools with respect to
its predecessor, H.264/AVC, as well as improves upon
alternative previous encoders. The HEVC standard can
reach the same subjective video quality than its prede-
cessor by using half the bit-rate [22,27], while notably
increasing coding efficiency.
One important change in HEVC affects image (frame)
partitioning. The new standard introduces three new
concepts: Coding Unit (CU), Prediction Unit (PU), and
Transform Unit (TU). A frame is partitioned into Cod-
ing Tree Units (CTUs), each containing a single luma
Coding Tree Block (CTB) and two chroma CTB blocks.
Each CTU is further partitioned into several square re-
gions, of variable size, called CUs. Each CU, consisting
of 8×8 to 64×64 pixels, may contain one or several PUs
and TUs. This partitioning can be performed within
each sub-area recursively, until it has a size of 8×8 pix-
els; see Fig. 1. At PU-level, intra- and inter-predictions
are carried out with sizes ranging from 4×4 to 64×64
pixels. The CUs may be further split into TUs, which
contain the coefficients for transformation and quan-
tization in the form of square blocks of pixels. This
structure leads to a more flexible coding that suits the
particularities of the frame.
Tiles [12] and WPP are two new technologies intro-
duced in the HEVC standard to support high-level par-
allelism, in both cases by allowing the division of frames
for parallel decoding. Additionally, HEVC inherits the
slice concept from previous standards. When working
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by tiles, a frame can be divided into rectangular groups
of CTUs, which are treated as independent decoding
tasks. Alternatively, with WPP, CTU rows can be de-
coded in parallel though, due to data dependencies, the
decoding of a CTU row must be proceed with a delay
of two CTUs with respect to that of the previous CTU
row. This yields a wavefront parallel processing scheme
that names this approach.
2.2 Related work
In the literature we can find general strategies to ac-
celerate HEVC video decoders, but also proposals for
energy-constrained devices which pursue similar goals
to those set for our work.
In [6], the authors use SIMD instructions to acceler-
ate all major modules of an HEVC decoder, obtaining
speed-ups of up to 5× on mobile and desktop platforms,
to deliver 1080p real-time decoding. Similarly, the au-
thors of [11,19,2] report 720p real-time decoding on an
ARM Cortex-A9 platform and 1080p real-time decod-
ing on an Intel platform. Although all these works lever-
age SIMD optimizations on energy-constrained devices,
none of them analyzes the impact of this type of opti-
mizations in terms of energy consumption. In [9] the au-
thors introduce a methodology to deal with the depen-
dencies intrisinc to WPP. Concretely, they adapt the
WPP approach and process several partitions as well as
several pictures in parallel. This presents the advantage
of maintaining the amount of (thread-level) parallelism
during the execution. This approach is further opti-
mized in [8] and compared with other high-level par-
allelization strategies defined in the HEVC standard.
Hardware implementations of the HEVC decoder
are also a hot research topic. In [28], a 40nm CMOS
hardware decoder is introduced that can process 4k
videos in real-time. In [17] a more energy efficient 28nm
CMOS hardware decoder is presented. Moreover, there
are also proposals that focus on a concrete module of
the HEVC decoder such as [10,30,18].
In the context of mobile and hand-held devices, the
authors of [24,23] describe several strategies for power
optimization of a real-time software HEVC decoder on
a NEON architecture. These strategies exploit data-
parallelism, task-parallelism, and dynamic voltage-fre-
quency scaling (DVFS); however, only one type of core
in an ARM big.LITTLE AMP is used at a time. In [20,
21], the authors reduce the filtering complexity to di-
minish energy consumption at the expense of a signif-
icant degradation in the subjective video quality. En-
ergy reductions of up to 28% are reported there for an
ARM bit.LITTLE core, but the authors only use one
type of core. Some complementary work also aims to ac-
celerate a concrete module on these energy-constrained
devices [29].
Additionally, we can find some efforts to charac-
terize the execution time and energy consumption of
an HEVC decoder; for example, complexity-related as-
pects in the standardization process [4]; energy con-
sumption of multicore CPUs and hardware-accelerated
decoders [3]; exploiting race to idle and slack via DFVS
for energy efficiency [7]; etc.
3 Multi-Threaded Implementation of the
HEVC Decoder
Our proposal for HEVC decoding builds upon the open
source libde265 library. This implementation is written
in C++ from scratch, and provides a plain C API that
enables its integration into other software. At present,
there are many applications that rely on libde265 for
HEVC video decoding, and there exist plugins for gstre-
amer, VLC, Windows DirectShow, and the ffmpeg de-
coder, among others.
The libde265 library includes novel tools to support
the high-level parallel schemes defined in the HEVC
standard, in particular tile-based and WPP multithread-
ing. Additionally, the library integrates Intel’s Stream-
ing SIMD Extensions (SSE) to further enhance perfor-
mance on x86-based architectures.
This reference library follows a master-slave approach
where a single master thread creates and enqueues tasks,
while several (worker) threads process these tasks. Given
a frame, in WPP the master thread initially creates one
task per CTU row, and keeps track of task dependen-
cies. In particular, if we number the CTUs in the frame
from the top left-corner to the bottom-right one start-
ing at (0, 0), where the first index denotes the CTU
row, then CTU (i, j) can not be reconstructed until
CTU (i−1, j+2) has been completely processed. (This
constraint does not apply when the parallelization ap-
proach is based on slices or tiles.) Once all CTU rows
have been reconstructed (by the worker threads), in a
second step, the tasks corresponding to the Deblocking
and SAO filters are generated and these filers are ap-
plied. The library generates three tasks per CTU row:
one to filter the vertical edges, one to filter the horizon-
tal edges, and one for the SAO filter. In this second step,
a synchronization of the tasks is always needed since,
in order to perform the vertical filtering of a concrete
CTU, up to three CTUs must be previously horizon-
tally filtered. The same applies to the SAO filter.
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Fig. 2 Architecture block diagram for the Exynos 5422 SoC.
3.1 Experimental setup
The ODROID-XU3 board employed in our experiments
comprises a Samsung Exynos 5422 SoC with an ARM
Cortex-A15 quad-core processing cluster, running at
2.0 GHz, and a Cortex-A7 quad-core processing clus-
ter, at 1.4 GHz. Both clusters access a shared DDR3
RAM (2 Gbytes) via 128-bit coherent bus interfaces.
Each ARM core (either a Cortex-A15 or a Cortex-A7)
has a 32+32-Kbyte L1 (instruction+data) cache. In ad-
dition, the four ARM Cortex-A15 cores share a 2-Mbyte
L2 cache, while the four ARM Cortex-A7 cores share a
smaller 512-Kbyte L2 cache; see Figure 2.
The target platform runs an Ubuntu 14.04 LTS dis-
tribution with the Linux kernel 3.10. The library was
compiled with -O3 optimization level of the g++ 4.8.2
compiler. We ensure that all cores run at their highest
frequency during the experiments by setting the appro-
priate frequency limits in the Linux performance gov-
ernor. The codes are instrumented with the pmlib [1]
framework, which collects power dissipation samples
corresponding to instantaneous power readings from
four independent sensors in the board (for the Cortex-
A7 cores, Cortex-A15 cores, DRAM DIMMs, and NEON
SIMD engine), with a sampling rate of 250 ms. The
power readings from all four sensors are added to es-
timate the instantaneous total power dissipation, and
this collection of values are averaged and multiplied by
the execution time to obtain the energy consumption.
3.2 Performance of the Multi-threaded libde265 on the
ODROID-XU3
To characterize the performance of the libde265 library,
the developers show that, when decoding a 1080p HEVC
bit-stream via WPP multithreading, on average the
gstreamer plugin is able to process 150 FPS on a server
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Fig. 3 Average FPS (top) and energy per frame (bottom) of
the reference libde265 decoder on the ODROID-XU3.
equipped with a recent Intel desktop quad-core CPU.
However, as we will show next, these encoding ratios
are much lower for the ODROID-XU3 board.
The test set for our experiments includes the five
1080p videos from the JCT-VC benchmark [15]; here-
after, we report average results for all these video se-
quences. These videos were previously encoded with the
HM-16.2 reference encoder [16] using four QP points
(22, 27, 32 and 37). The HM encoding parameters were
those set by default in the random-access main config-
uration, except in that the WPP option is enabled.
The top plot in Fig. 3 shows the FPS (averaged
for all five 1080p videos from the JCT-VC test set)
on the ODROID-XU3. The bottom plot in the same
figure shows the (average) energy (in Joules) per frame
(EPF) consumed during these experiments. The first
aspect to observe is that the use of more than four
threads produces an unexpected decrease of the FPS.
The reason for this behavior is the Operating System
(OS) scheduler, which simply schedules all the threads
to the Cortex-A15 cores. In consequence, when more
than four threads are spawned, some Cortex-A15 cores
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interleave the execution of two threads and, for this
particular application, a reduction in the FPS rate is
observed.
An additional aspect to note is that the FPS does
not scale linearly with the number of cores, due to
the dependencies when decoding the CTU rows. Con-
cretely, as the videos are encoded to support WPP,
the decoding of a CTU row cannot start till a mini-
mum of two CTUs have been completely reconstructed
for the previous CTU row. As a result, at the begin-
ning of decoding each frame, all threads except for one
will have to wait before they commence to reconstruct
their assigned CTU rows. To further expose the effect of
WPP decoding on a multi-threaded execution, let as-
sume that the decoder spawns four (worker) threads.
This means that the decoding process of the fourth
CTU row cannot start until a minimum of six CTUs of
the first CTU row have been reconstructed, which rep-
resents one fifth of the horizontal resolution for a 1080p
video. Moreover, when eight threads are spawned, the
reconstruction of the eighth CTU row cannot begin un-
til a minimum of fourteen CTUs of the first CTU row
have been reconstructed, which is almost half of the hor-
izontal resolution of a 1080p video. In summary, with
this approach, the level of concurrency is linearly re-
duced as the multithreading factor grows. This explains
why, in our experiments with QP=37, two threads de-
liver a speed-up of 1.82 over the sequential execution,
but four threads offer a meager speed-up of 3.02.
Regarding the energy efficiency, using more than
four threads does not increase significantly the energy
efficiency of the HEVC decoder. In addition, four threads
offer better energy efficiency than one, but the effect is
less visible due to the sublinear scalability of the HEVC
decoder.
3.3 Static manual thread mapping on the Exynos 5422
SoC
Our initial attempt to exploit the computational re-
sources of the Exynos 5422 SoC more efficiently manu-
ally binds the (worker) threads to concrete cores, pop-
ulating first each Cortex-A15 core with a single thread,
and from then on mapping threads to the Cortex-A7
cores.
The two plots in Fig. 4 display the average FPS
and EPF (top and bottom, respectively) attained with
the static manual binding (lines labelled as A15 + A7).
Additionally, for comparison purposes, we include the
performance lines when the execution is limited to the
Cortex-A7 cores (label A7), as well as the lines of the
“unmodified” version of the reference library that uses
only the Cortex-A15 cores (see previous subsection).
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Fig. 4 Average FPS (top) and energy per frame (bottom) of
the reference libde265 decoder on the ODROID-XU3 using
one type of core only (A7 for the Cortex-A7 and Unmodified
for the Cortex-A15), and both types of cores via static manual
binding (A15 + A7).
In all cases, for clarity, we only include the lines for a
concrete QP, but the qualitative conclusions that can
be extracted from all other QPs are similar.
Let us focus on the FPS first. As expected, the
results obtained with the static manual biding upon
spawning four or less threads reveal performance rates
that are very close to those observed with the unmod-
ified version of the library. The reason is that, in both
configurations, we are only using the Cortex-A15 cores
(with static manual biding, threads are first mapped
to this type of core; with the unmodified configuration,
threads are only mapped to them). However, when five
threads are used, the performance attained with the
static manual binding is significantly reduced, steadily
growing from that point with the number of threads
but remaining below the performance obtained with
the unmodified version of the library. The source of
this behaviour is that, due to the dependencies dur-
ing the reconstruction of the CTU rows, the Cortex-A7
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decoder on the ODROID-XU3 using one type of core only
(A7 for the Cortex-A7 and Unmodified for the Cortex-A15);
and both types of cores via static manual binding (A15 +
A7).
cores slow down the threads running on the Cortex-A15
cores, so that the latter basically proceed at the speed
of the former. To illustrate this, note that the static
manual biding scheme, operating with the full 8 cores,
delivers around 18.5 FPS, which is slighly below twice
the FPS rate attained with 4 Cortex-A7 cores (around
10.1 FPS).
From the point of view of EPF, the static manual
binding delivers higher energy efficiency than the un-
modified version when five or more threads are spawned.
This is explained in Fig. 5, which displays the power
dissipation (in Watts) of the different configurations.
There, we can observe the large differences in power
consumption when the Cortex-A7 cores are only used
(around 1.5 Watts) and when the unmodified version is
used (around 5.5 Watts). We can also note that, when
we exploit both types of cores simultaneously via static
manual binding, the average power draft decreases. In
this scenario, the Cortex-A7 cores, which dissipate sig-
nificantly less power than the Cortex-A15 cores, are at
full load, but the Cortex-A15 cores are not, reducing
the overall power rate. A decrease of about 25-30% in
power dissipation is delivered when both types of cores
are used simultaneously in comparison with the unmod-
ified version, which is more than the FPS decay, which
ranges from 15% to 28%. The effect on the energy con-
sumption is explained by the linear dependence of this
metric on the product of time and power.
In conclusion, these experiments naturally motivate
the need for an architecture-aware alternative to the
original multithreaded implementation, which is able
to efficiently exploit the asymmetric resources of the
ARM big.LITTLE architecture (or any other AMP).
Ideally, an appropriate scheduling mechanism that ex-
ploits both the Cortex-A15 and Cortex-A7 cores should
render two positive effects:
– An increment of FPS. To satisfy this, the Cortex-
A7 cores should not slow down the execution of the
Cortex-A15 cores but positively contribute to the
global (combined) decoding rate.
– A decay of EPF. The Cortex-A7 cores are more
energy-efficient than its Cortex-A15 counterparts,
so by including the former we should save energy.
4 Architecture-Aware Optimization of libde265
on the ARM big.LITTLE AMP
The default (unmodified) approach adopted by libde265
on a multi-threaded CPU presents three major draw-
backs when WPP is applied to simultaneously leverage
all the cores of an ARM big.LITTLE AMP:
– Due to the differences in performance between the
Cortex-A7 and Cortex-A15 cores, in principle the
OS scheduler does not map threads to the former.
– When forcing the scheduler to use the Cortex-A7
cores, the dependencies intrinsic to WPP do not al-
low to exploit the full potential of the Cortex-A15
cores, decreasing the overall FPS.
– For WPP, the performance does not scale linearly
with the number of threads, which directly affects
the energy efficiency of the solution. This issue is not
specific of an AMP but rather affects to any multi-
threaded CPU. In the literature there exist several
strategies that aim to mitigate this effect [8,9].
In the remainder of this section, we address the first
two issues in order to improve the performance of the
libde265 on the Exynos 5422 SoC. We do not consider
the third issue as it has been previously investigated in
the literature.
4.1 Asymmetry- and criticality-aware scheduling on
the Exynos 5422 SoC
Taking into account the results in Sections 3.2 and 3.3,
we have introduced significant modifications in the orig-
inal multi-threaded implementation of the libde265 li-
brary in order to migrate the threads between the two
types of cores available in the Exynos 5422 SoC at ex-
ecution time. Note that the optimizations exposed in
this section are only beneficial when the execution pro-
ceeds on a number of threads that exceeds the amount
of Cortex-A15 cores, as otherwise our solution only ex-
ploits the more powerful Cortex-A15.
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Fig. 6 Initial mapping of CTU rows to hardware cores.
The fundamental step towards delivering high per-
formance and energy efficiency on the target Exynos
5422 SoC is to carry out an appropriate dynamic bind-
ing of the threads to the cores. For simplicity, let us
assume an execution with 8 threads. Then, at the be-
ginning of decoding each frame, the four threads as-
signed to reconstruct the top four CTU rows are ini-
tially bound to Cortex-A15 cores, while the next four
CTU rows are reconstructed by four threads that are
bound to Cortex-A7 cores. This situation is graphically
illustrated in Fig. 6.
This initial mapping of threads to cores does not
differ from the static manual binding previously pre-
sented. The key to our new asymmetry-aware solution,
however, is to control the migration of threads, in order
to ensure that the Cortex-A15 remain in charge of the
“critical” CTU rows.
Let us consider, for example, that 8 threads, de-
noted as T1–T8, are spawned, and they commence to
process the top 8 CTU rows, with the i-th row assigned
to thread Ti, the first four threads mapped to the four
Cortex-A15 cores (big.{A,B,C,D}), and the next four to
the four Cortex-A7 (LITTLE.{A,B,C,D}). Consider next
that, starting from the initial scenario, thread T1, which
processes the first CTU row on big.A, completes this
task. In this scenario, thread T5, in charge of the fifth
CTU row on LITTLE.A, is migrated to big.A, where it
continues processing the same row. In addition, thread
T1 is migrated to LITTLE.A, where it commences to
process the 9th CTU row. As mentioned, the purpose
here is to keep all 8 cores/threads busy with work, but
to ensure that, from the 8 CTU rows that are (most of
the time) on-the-fly, the top four are assigned to threads
running on Cortex-A15 cores, while the remaining four
are processed by threads mapped to the Cortex-A7. A
graphical illustration of the migration is provided in
Fig. 7.
From the implementation point of view, the threads
bound to the Cortex-A7 cores are responsible for check-
ing if any Cortex-A15 core becomes “idle”. To avoid
incurring an excessive overhead, this test is done every
Fig. 7 Migration of task/thread between Cortex-A7 and
Cortex-A15.
time a CTU is completely reconstructed. As a result,
the migration of the threads from slow to fast cores
is not immediate, but can be slightly delayed. Due to
this, a special situation may occur that has to be tack-
led with care. Assume that the first thread running on a
Cortex-A7 that completes a CTU and, therefore, checks
if there are any Cortex-A15 cores available is T6, run-
ning on LITTLE.B. In this scenario, we only allow T6
to migrate to a vacant Cortex-A15 core if there are at
least two of them idle as, otherwise, we would be giving
higher priority to the reconstruction of the 6th CTU
row over the 5th one. Similarly, we will allow T7/T8 to
migrate to Cortex-A15 cores if at least three or all of
them are idle. With this strategy, we ensure that the
threads responsible for reconstructing the four pending
CTU rows with highest priority (i.e, those in the top)
are processed in the Cortex-A15 cores; but we simul-
taneously allow that, when there are Cortex-A15 cores
available, those threads processing CTU rows in the
Cortex-A7 cores do not have to wait until the top one
is migrated.
In the final part of the CTU row reconstruction, we
ensure that the threads which process the bottom CTU
rows of each frame are never migrated to the Cortex-
A7 cores, but remain bound to Cortex-A15 cores. As
a consequence, in order to start with the in-loop filters
part, we have four threads bound to Cortex-A15 cores
and four bound to Cortex-A7 cores.
The multithreaded parallelization of the stage that
applies the filters is easier as, in this case, there ex-
ist a larger volume of tasks and considerably higher
level of concurrency (i.e., less dependencies) compared
with the prior stage. In consequence, thread scheduling
during the application of the in-loop filters is not so
crucial/complex. The fundamental modification in the
filter stage aims to keep the Cortex-A15 cores always
busy with work. Thus, for example, when there num-
ber of tasks available for execution is lower than eight,
the Cortex-A7 cores are the ones that first become idle.
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This test is again carried out by the threads mapped to
the Cortex-A7 cores whenever the filters are applied to
a complete CTU. If an idle Cortex-A15 core is detected,
the thread that found this situation is migrated there.
4.2 NEON intrinsics
The libde265 library integrates SSE optimizations for
x86-based architectures. Concretely, some functions of
the library are implemented using SSE4 or SSE4.1 in-
trinsics. However, these instructions are not supported
by ARM processors, as these systems have their own
SIMD instruction set, called NEON. In consequence,
in order to exploit the SIMD units in the ARM ar-
chitecture, it is necessary to transform the SSE-based
functions to their NEON-based counterparts. For this
purpose, we have extended the work in [25], which pro-
poses NEON equivalents for a subset of the SEE in-
trinsics. Following this path, we have completed that
approach to deliver NEON-equivalent intrinsics for all
SSE intrinsics appearing in the libde265 library.
5 Performance evaluation
We next evaluate the performance of the asymmetry-
aware version of the libde265 library, in terms of both
FPS and EPF. To analyze the impact of the new schedu-
ling strategy and the adoption of SIMD intrinsics, this
section is divided into three parts. In the first subsec-
tion, we evaluate the asymmetry-aware mechanism that
migrates threads to keep the Cortex-A15 busy most of
the time; in the second subsection, we study the im-
pact of integrating NEON intrinsics; and in the final
subsection, we summarize the results and analyze all
the modifications jointly.
5.1 Asymmetry- and criticality-aware scheduling
The plots in Fig. 8 display the average FPS (top) and
EFP (bottom) of the asymmetry-aware scheduling with
thread migration described in Section 4.1 (lines labelled
with Affinity). For comparison purposes, the plots also
include the results attained by the unmodified version
of the library, as well as those of the version where the
threads are manually bound upon initialization to a
concrete core but no migration is allowed (labelled as
A15 + A7).
Regarding the FPS rate, this evaluation shows sig-
nificant benefits when the threads are migrated to keep
the “critical” tasks (i.e., the top CTU rows) running
on the Cortex-A15 cores. With this configuration, the
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Fig. 8 Average FPS (top) and energy per frame (bottom) of
the reference libde265 decoder on the ODROID-XU3 using
only the Cortex-A15 cores (Unmodified); and both types of
cores via manual binding without and with thread migration
(A15 + A7 and Affinity, respectively).
Cortex-A7 cores do not slow down the Cortex-A15 cores
but instead contribute to the FPS when the number of
threads exceeds the amount of Cortex-A15 cores. We
can still observe a non-linear increment of the FPS as,
due to the dependencies implicit in WPP, the threads
sometimes have to synchronize before they can recon-
struct the assigned CTU rows; in addition, there is a
certain overhead due to the differences in the perfor-
mance between both types of cores.
From the perspective of the EPF metric, the so-
lution that integrates the enhancements presented in
Section 4.1 outperforms the unmodified version of the
library but, unfortunately, it is still less energy-efficient
than the approach that statically binds the threads to a
specific core (no thread migration). The reason of this
behavior is motivated in Fig. 9, which shows that the
power dissipation grows with the number of threads.
With the version enhanced with thread migration, all
threads/cores are at full load (or close to it), and the
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Fig. 9 Average power dissipation of the reference libde265
decoder on the ODROID-XU3 using only the Cortex-A15
cores (Unmodified); and both types of cores via manual bind-
ing without and with thread migration (A15 + A7 and Affinity,
respectively).
power draft augments more rapidly with the number of
threads. However, the reduction of execution time is not
enough to compensate the growth of power dissipation,
resulting in a net increase of energy consumption.
5.2 NEON intrinsics
In principle, when using intrinsics in general, and NEON
in the particular case of ARM cores, one can expect
an increment in performance. However, an important
aspect to analyze is the effect of this optimization on
energy consumption since, as we observed in the previ-
ous subsection, a faster execution does not necessarily
imply a lower energy consumption.
The plots in Fig. 10 report the average FPS and
EPF (top and bottom, respectively) including now the
version of the library that integrates the NEON opti-
mizations with the asymmetry-aware scheduling that
enforces thread migration when necessary (labelled as
Affinity + NEON). For comparison purposes, we also
show in the figure the results of the most significant
previous versions.
This figure reveals important benefits in terms of
both FPS and EPF. The increase in the FPS rate was
expected, since the positive effects of SIMD intrinsics
have been widely exposed in the literature for numerical
applications in general, and for video encoders/decoders
in particular.
On the other hand, due to linear dependency be-
tween energy consumption and power-execution time,
the reduction in EPF could be also expected if the
power dissipation rate is not increased by a factor that
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Fig. 10 Average FPS (top) and energy per frame (bottom)
of the reference libde265 decoder on the ODROID-XU3 using
only the Cortex-A15 cores (Unmodified); both types of cores
via manual binding without and with thread migration (A15
+ A7 and Affinity, respectively); and both types of cores via
manual binding with thread migration and NEON intrinsics
(Affinity + NEON).
exceeds the reduction of execution time. Fig. 11 shows
the average power dissipation for the experiments pre-
sented in Fig. 10. There we can observe that the adop-
tion of the NEON intrinsics yields a significant reduc-
tion of the average power dissipation compared to the
asymmetry-aware version of the library without intrin-
sics. Together with the reduction in execution time, this
explains the notable gains in energy efficiency thanks to
the integration of the NEON intrinsics.
5.3 Global comparison
Table 1 and Table 2 gather the performance of the dis-
tinct versions of the library in terms of FPS and EPF,
respectively (averaged for all JCT-VC videos and four
QPs). Moreover, the tables quantify the differences (in
%) between these implementations, with positive values
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Table 1 Average FPS of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified);
both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively); and both
types of cores via manual binding with thread migration and NEON intrinsics (Affinity + NEON).
#Threads Unmodified A15 + A7 Affinity Affinity + NEON
% vs % vs % vs % vs % vs
FPS FPS Unmodified FPS Unmodified A15 + A7 FPS A15 + A7 Affinity
1 7.963 7.934 – 7.916 – – 9.844 24.07 24.35
2 14.049 14.054 – 13.972 – – 17.028 21.16 21.87
3 18.982 19.052 – 18.883 – – 22.545 18.33 19.39
4 22.441 22.655 – 22.375 – – 26.401 16.54 17.99
5 21.682 16.102 -25.73 24.220 11.71 50.42 26.909 67.12 11.11
6 21.636 16.837 -22.18 25.035 15.71 48.69 27.499 63.32 9.84
7 21.411 18.027 -15.81 25.491 19.06 41.41 27.831 54.39 9.18
8 21.109 19.116 -9.44 25.628 21.41 34.07 27.968 46.30 9.13
Table 2 Average EPF of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified);
both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively); and both
types of cores via manual binding with thread migration and NEON intrinsics (Affinity + NEON).
#Threads Unmodified A15 + A7 Affinity Affinity + NEON
% vs % vs % vs % vs % vs
EPF EPF Unmodified EPF Unmodified A15 + A7 EPF A15 + A7 Affinity
1 0.327 0.325 – 0.327 – – 0.260 -19.90 -20.28
2 0.275 0.275 – 0.276 – – 0.221 -19.38 -19.67
3 0.262 0.262 – 0.262 – – 0.212 -18.99 -19.00
4 0.260 0.259 – 0.260 – – 0.210 -18.53 -19.18
5 0.262 0.266 1.37 0.250 -4.65 -5.93 0.203 -23.86 -19.06
6 0.260 0.243 -6.53 0.245 -6.06 0.51 0.198 -18.63 -19.04
7 0.258 0.227 -12.07 0.241 -6.67 6.14 0.196 -13.96 -18.94
8 0.251 0.212 -15.48 0.238 -4.92 12.49 0.193 -8.74 -18.88
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Fig. 11 Average power dissipation of the reference libde265
decoder on the ODROID-XU3 using only the Cortex-A15
cores (Unmodified); both types of cores via manual binding
without and with thread migration (A15 + A7 and Affinity, re-
spectively); and both types of cores via manual binding with
thread migration and NEON intrinsics (Affinity + NEON).
reflecting an increment in the FPS/EPF, while nega-
tive values corresponding to a decrement. Note that all
versions which spawn less than five threads are equiv-
alent to the unmodified implementation, except when
the NEON intrinsics are exploited.
The results in the first table expose that, for this
particular SoC, the unmodified version of the library is
not able to deliver the standard frame rate of 24 FPS
for 1080p videos although it keeps four Cortex-A7 cores
idle, which could have been used for this purpose. A
simple static-manual binding of the threads upon ini-
tialization, which does not promote thread migrations,
does not increase performance and, when the Cortex-
A7 cores are used, the performance is even decreased
by factors that range between 9% and 25% with re-
spect to the default (unmodified) configuration. Com-
pared with this, the FPS rates are notably increased
when the threads are migrated between the available
cores while taking into account the criticality of the top
CTU rows, as well as by leveraging the NEON units.
For example, compared with the unmodified version,
the thread migrating policy yields an increase of per-
formance between 11% and 21%; and the integratation
of NEON intrinsics (four or less threads in the main col-
umn labeled as Affinity + Neon) delivers between 17%
and 24% higher performance.
From the perspective of energy efficiency, in the sec-
ond table we observe that all versions reduce the EPF
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rate of the unmodified version of the library. However,
despite the improvement of the FPS rate attained via
thread migration, this version is less energy-efficient
than the one which carries out a static mapping of
threads upon initialization. On the other hand, adding
the NEON intrinsics is always beneficial, respectively
delivering around 19% and 9–24% more energy effi-
ciency than the asymmetry-aware and static mapping
counterparts which do not exploit the NEON SIMD en-
gine.
6 Conclusions
We have proposed and evaluated an asymmetry-aware
scheduling implementation of a reference HEVC de-
coder for the ARM big.LITTLE AMP embedded in the
Exynos 5422 SoC/ODROID-XU3 board. Our solution
follows the parallelization approach dictated by WPP
to distribute the workload (CTU rows/tasks) among
the fast (big) Cortex-A15 and the slow (LITTLE) Cortex-
A7 cores on-the-fly, migrating the threads in charge of
executing those tasks with higher priority to the former
type of core. Moreover, the new implementation of the
HEVC decoder is enhanced with NEON SIMD coun-
terparts for all SSE intrinsics included in the reference
implementation of the library.
Our results reveal excellent improvements in perfor-
mance compared with the execution of the architecture-
oblivious reference implementation, which only exploits
the big cores and cannot attain 1080p real-time decod-
ing. In addition, we demonstrate that the exploitation
of the Cortex-A7 cores not only enhances the overall
performance, but also contributes to improve the en-
ergy efficiency of decoding pipeline.
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